Accurate Power Macro-modeling Techniques for Complex RTL Circuits

نویسندگان

  • Nachiketh R. Potlapally
  • Michael S. Hsiao
  • Anand Raghunathan
  • Ganesh Lakshminarayana
  • Srimat T. Chakradhar
چکیده

This paper presents novel techniques for the cycle-accurate power macro-modeling of complex RTL components. The proposed techniques are based on the observation that RTL components often exhibit significantly different ”power behavior” for different parts of the input space, making it difficult for a single conventional macro-model to accurately estimate the power dissipation over the entire input space. We address this problem by identifying and separating the input space into regions that display ”similar” power behavior. We refer to these regions as the power modes of the component. We then construct separate macromodels for each region, and construct a function that, given the input trace to the component, selects an appropriate power mode (and hence macro-model) for use in each cycle. The proposed ideas are complementary to, and improve upon, previously proposed techniques for power macro-modeling such as linear regression, table look-up, power sensitivity, etc. We present experimental results on several practical complex RTL components, and demonstrate that the proposed techniques result in significant reductions (up to 90 %) in the error of RTL macromodeling compared to a gate-level power estimator.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

RTL delay macro-modeling with Vt and Vdd variability

Recent low-power design utilizes a variety of approaches for Vdd and Vt control to reduce dynamic and leakage power. It is important to be able to explore various low-power design options at a high-level early in the design process. Furthermore, process variation is becoming large and greatly affects the power and delay results. In particular, the delay analysis becomes very complicated and tim...

متن کامل

SPAF: A System-level Power Analysis Framework

Accurate and efficient power analysis capability at the system-level is an essential ingredient for developing a successful SoC or processor design methodology. Our work presents a \textbf{system-level power analysis} framework that facilitates architectural exploration through a quick and sufficiently accurate power estimation capability. Developing a power analysis framework at systemlevel re...

متن کامل

Efficient RTL Power Estimation for Large Designs

The adoption of register-transfer level (RTL) sign-off in ASIC design methodologies, and the increasing scale of system-on-chip integration, are leading to unprecedented accuracy and efficiency demands on RT-level estimation tools. In this work, we focus on the deployment of a simulation-based RTL power estimation tool in a commercial design flow, and describe several enhancements that improve ...

متن کامل

A Novel EDA flow for SoC Designs based on Specification Capture, Block-clustering and Bus-partitioning

The RTL-to-GDSII tool suites are already being used in order to carry out the logical or register transfer level (RTL) design and synthesis, in tandem with floor planning, placement and routing, to expedite the process of ASIC design production. This paper proposes a novel EDA flow for SoC designs based on the block clustering and bus-partitioning techniques which starts at the design specifica...

متن کامل

A test evaluation technique for VLSI circuits using register-transfer level fault modeling

Stratified fault sampling is used in register transfer level (RTL) fault simulation to estimate the gate-level fault coverage of given test patterns. RTL fault modeling and fault-injection algorithms are developed such that the RTL fault list of a module can be treated as a representative fault sample of the collapsed gate-level stuck-at fault set of the module. The RTL coverage for the module ...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2001